

Fabrication Technology, Part I

- Agenda:
 - Microfabrication—Overview
 - Basic semiconductor devices
 - Materials
 - Key processes
 - Oxidation
 - Thin-film Deposition


 Reading: Senturia, Ch. 3 pp. 29-44.

- P/N diode

- Bipolar junction transistor (BJT)
 - ↗ N/P/N
 - ↗ P/N/P


- Metal-oxide-semiconductor field-effect transistor (MOSFET)
 - ↗ n-channel (NMOS)
 - ↗ p-channel (PMOS)
 - ↗ complementary MOS (CMOS)

Idealized pictures



■ Diode

Planar Process



■ CMOS









Fig. 2.11 Final cross section of an example CMOS microcircuit.

Johns and Martin, *Analog Integrated Circuit Design*

■ Microfabrication

- ↗ Silicon integrated circuit fabrication
- ↗ > 40 years of collective equipment and process experience
- ↗ Primarily planar process
- ↗ Key processes:



Growth
Physical
Chemical

Contact
Projection

Wet
Dry
(Plasma,
RIE)

Ion implant
Solid source


Furnace
RT

- Group IV Elemental Semiconductors
 - ↗ 4 valence electrons
 - ↗ tetrahedral bonding
 - ↗ diamond crystal lattice
- Group III-V Compound Semiconductors
 - ↗ Optical devices
 - ↗ High speed
 - ↗ Wide band-gap, narrow band-gap
- Silicon
 - ↗ Dominant semiconductor
 - ↗ Intermediate temperature operation
 - ↗ Superior grown insulator, SiO₂


III	IV	V
B	C	N
Al	Si	P
Ga	Ge	As
In	Sn	Sb
Tl	Pb	Bi

↑
Host


Miller Index




Simple cubic crystal



(100) plane



(110) plane



(111) plane

Illustrating the different major crystal planes for a simple cubic lattice of atoms.

To find the miller index of a plane:

Step 1: Find intersection of plane

Step 2: Take reciprocal

Step 3: Reduce to lowest common integer

Notation for Miller indices

(ijk): a specific crystal plane or face


{ijk}: a family of equivalent planes

[ijk]: a specific direction which is normal to the (ijk) plane

<ijk>: a family of equivalent directions

Substrate Materials: Silicon

- Defined by plane crystal orientation and wafer flat direction



N-type Silicon

■ Group V Impurities

- ↗ 5 valence electrons
- ↗ 4 valence electrons form covalent bonds with 4 nearest neighbor valence electrons
 - Extra electron ‘donated’ if $kT > E_i = 44 \text{ meV}$ (fully ionized at R.T.)

■ N-type semiconductor

- ↗ Semiconductor with intentionally added concentration of group V impurity, N_D
- ↗ Electron-rich
 - $N \cong N_D > P$
 - where N =conduction electron concentration and P =valence hole concentration (units: $\#/cm^3$)

III	IV	V
B	C	N
Al	Si	P
Ga	Ge	As
In	Sn	Sb
Tl	Pb	Bi

↑ ↑
 Host Donor
 ‘n-type’

P-type Silicon

■ Group III Impurities

- ↗ 3 valence electrons
- ↗ 3 valence electrons form covalent bonds with 3 nearest neighbors, 1 incomplete
 - Results in hole that is ionized if $kT > E_i = 45 \text{ meV}$ (fully ionized at R.T.)

■ P-type semiconductor

- ↗ Semiconductor with intentionally added concentration of group III impurity, N_A
- ↗ Hole-rich
 - $P \cong N_A > N$
 - where N =conduction electron concentration and P =valence hole concentration (units: $\#/cm^3$)

III	IV	V
B	C	N
Al	Si	P
Ga	Ge	As
In	Sn	Sb
Tl	Pb	Bi

↑ ↑
 Acceptor Host
 'p-type'

- Oxidation of Silicon (SiO_2)
 - ↗ Best natural insulator
 - ↗ SiO_2 Properties
 - As grown, amorphous
 - Melting point 1600°C
 - Density 2.2 g/cm^3
 - Refractive index 1.46
 - Dielectric strength, approx. 10^7 V/cm
 - Energy gap, approx. 9 eV
 - Thermal expansion coeff. $5 \times 10^{-7}/\text{C}$
 - Thermal conductivity 0.014 W/cm-K
 - DC resistivity at 25°C approx. $10^{14}\text{-}10^{16} \Omega\cdot\text{cm}$

■ Principal Uses

- ↗ Insulating layer in device and between metal lines
- ↗ Passivation layer to seal silicon surface
- ↗ Blocking layer to stop or mask impurity atoms

■ Thickness Ranges

- ↗ 25(?) - 1000 Å Gate Oxides
- ↗ 2000 - 5000 Å Masking Oxides
- ↗ 3000 - 10000 Å Field Oxides

■ Thermal Oxidation

- ↗ $\text{Si(s)} + \text{O}_2(\text{g}) \rightarrow \text{SiO}_2(\text{s})$ (dry)
- ↗ $\text{Si(s)} + 2\text{H}_2\text{O}(\text{g}) \rightarrow \text{SiO}_2(\text{s}) + 2\text{H}_2(\text{g})$ (wet)

■ Reaction

- ↗ Gas phase transport of oxidation species to silicon surface
 - Diffusion through existing oxide
 - Reaction at silicon surface
- ↗ Silicon consumed to make SiO_2

$$x_{\text{Si}} = 0.46x_{\text{ox}}$$

↗ Deal-Grove Model

B/A = linear rate coefficient

B = parabolic rate constant


x_i = initial oxide thickness

$$x_{\text{ox}} = 0.5A \left(\sqrt{1 + \frac{4B}{A^2}(t + \tau)} - 1 \right)$$

$$\tau = \frac{x_i^2}{B} + \frac{x_i}{(B/A)}$$

- Thermal Oxidation--Details
 - Dry Oxide
 - Denser oxide
 - Higher dielectric strength
 - Gate oxide for MOSFET (CMOS)
 - Wet Oxide
 - Faster growth
 - Field oxide
 - Dry/Wet/Dry process
 - High quality Si/SiO₂ interfacial oxide
 - Faster growth
 - Cleanliness essential
 - Oxide charge very detrimental

• Local Oxidation of Silicon (LOCOS)



Layer Deposition--Physical

■ Thermal Evaporation


- Sublimation of heated material in vacuum
 - Resistive or e-beam kinetic energy source
- Limitations
 - metal selection

■ Sputtering

- Momentum transfer induces release of material via energetic Ar^+ ion impact
- Limitations
 - Cost, bombardment damage

■ Electron-beam evaporation


- Metals
- Dielectric materials (ZnO , Al_2O_3 , SiO_2)



Layer Deposition--Chemical

■ Chemical Vapor Deposition (CVD)

- Chemical species in vapor phase react at hot surface to deposit solid film
- Processes:
 - Mass transport of reactant and diluent gas
 - Gas-phase reactions leading to precursors
 - Mass transport of precursor to hot surface
 - Adsorption of film precursors
 - Surface reaction of adatoms
 - Surface migration and incorporation in film
 - Desorption of by-products
 - Mass transport of by-products




■ Deposition Techniques

- ↗ Atmospheric pressure (APCVD)
- ↗ Low pressure (LPCVD)
- ↗ Plasma-enhanced (PECVD)
- ↗ Metal organic CVD (MOCVD)

■ Deposition Variables

- ↗ Substrate temperature
- ↗ Pressure
- ↗ Gas composition

- A schematic of a typical LPCVD reactor



Material	Reaction	Temperature (°C)
SiO ₂	$\text{SiCl}_2\text{H}_2 + 2\text{N}_2\text{O} \rightarrow \text{SiO}_2 + 2\text{N}_2 + 2\text{HCl}$	850-900 (LP)
	$\text{Si}(\text{OC}_2\text{H}_5)_4 + 12\text{O}_2 \rightarrow \text{SiO}_2 + 8\text{CO}_2 + 10\text{H}_2\text{O}$	650-750 (LP)
	$\text{SiH}_4 + \text{O}_2 \rightarrow \text{SiO}_2 + 2\text{H}_2$	400-450 (AP)
	$\text{SiH}_4 + 4\text{N}_2\text{O} \rightarrow \text{SiO}_2 + 4\text{N}_2 + 2\text{H}_2\text{O}$	200-350 (PE)
Si _x N _y	$3\text{SiH}_4 + 4\text{NH}_3 \rightarrow \text{Si}_3\text{N}_4 + 12\text{H}_2$	700-900 (AP)
	$3\text{SiCl}_2\text{H}_2 + 4\text{NH}_3 \rightarrow \text{Si}_3\text{N}_4 + 6\text{HCl} + 6\text{H}_2$	650-750 (LP)
	$\text{SiH}_4 + \text{NH}_3 \rightarrow \text{SiNH} + 3\text{H}_2$	200-350 (PE)
Poly-Si	$\text{SiH}_4 \rightarrow \text{Si} + 2\text{H}_2$	600-650 (LP)
W	$\text{WF}_6 + \text{H}_2 \rightarrow \text{W} + \text{by-products}$	580 (LP)

- Electroplating
 - ↗ Electrochemical process
 - ↗ Cu, Au, Cr, Ni, permalloy
 - ↗ Copper interconnect, microstructures
 - ↗ Low temperature
 - ↗ Rough surface; wet process; protection

- Sol-Gel deposition
 - ↗ Spin-on glasses
 - ↗ Piezoelectric materials
 - ↗ Low temperature

- Spin casting
 - ↗ Photoresist
 - ↗ Polyimide